ResearchSpace

A multi-threading approach to secure VERIFYPIN

Show simple item record

dc.contributor.author Frieslaar, Ibraheem
dc.contributor.author Irwin, B
dc.date.accessioned 2017-06-07T06:11:10Z
dc.date.available 2017-06-07T06:11:10Z
dc.date.issued 2016-10
dc.identifier.citation Frieslaar, I. and Irwin, B. 2016. A multi-threading approach to secure VERIFYPIN. 2016 2nd International Conference on Frontiers of Signal Processing (ICFSP), 15-17 October 2016, Warsaw, Poland, p. 32-37. DOI: 10.1109/ICFSP.2016.7802952 en_US
dc.identifier.isbn 978-1-5090-3814-5
dc.identifier.uri DOI: 10.1109/ICFSP.2016.7802952
dc.identifier.uri http://ieeexplore.ieee.org/document/7802952/
dc.identifier.uri http://hdl.handle.net/10204/9117
dc.description Copyright: 2016 IEEE. Due to copyright restrictions, the attached PDF file only contains the abstract of the full text item. For access to the full text item, please consult the publisher's website. en_US
dc.description.abstract This research investigates the use of a multi-threaded framework as a software countermeasure mechanism to prevent attacks on the verifypin process in a pin-acceptance program. The implementation comprises of using various mathematical operations along side a pin-acceptance program in a multi-threaded environment. These threads are inserted randomly on each execution of the program to create confusion for the attacker. Moreover, the research proposes a more improved version of the pin-acceptance program by segmenting the pro-gram. The conventional approach is to check each character one at a time. This research takes the verifying process and separates each character check into its individual thread. Furthermore, the order of each verified thread is randomised. This further assists in the obfuscation of the process where the system checks for a correct character. Finally, the research demonstrates it is able to be more secure than the conventional countermeasures of random time delays and insertion of dummy code. en_US
dc.language.iso en en_US
dc.publisher IEEE en_US
dc.relation.ispartofseries Worklist;18205
dc.subject Electromagnetic analysis en_US
dc.subject Side channel en_US
dc.subject Software countermeasure en_US
dc.subject Verify en_US
dc.title A multi-threading approach to secure VERIFYPIN en_US
dc.type Conference Presentation en_US
dc.identifier.apacitation Frieslaar, I., & Irwin, B. (2016). A multi-threading approach to secure VERIFYPIN. IEEE. http://hdl.handle.net/10204/9117 en_ZA
dc.identifier.chicagocitation Frieslaar, Ibraheem, and B Irwin. "A multi-threading approach to secure VERIFYPIN." (2016): http://hdl.handle.net/10204/9117 en_ZA
dc.identifier.vancouvercitation Frieslaar I, Irwin B, A multi-threading approach to secure VERIFYPIN; IEEE; 2016. http://hdl.handle.net/10204/9117 . en_ZA
dc.identifier.ris TY - Conference Presentation AU - Frieslaar, Ibraheem AU - Irwin, B AB - This research investigates the use of a multi-threaded framework as a software countermeasure mechanism to prevent attacks on the verifypin process in a pin-acceptance program. The implementation comprises of using various mathematical operations along side a pin-acceptance program in a multi-threaded environment. These threads are inserted randomly on each execution of the program to create confusion for the attacker. Moreover, the research proposes a more improved version of the pin-acceptance program by segmenting the pro-gram. The conventional approach is to check each character one at a time. This research takes the verifying process and separates each character check into its individual thread. Furthermore, the order of each verified thread is randomised. This further assists in the obfuscation of the process where the system checks for a correct character. Finally, the research demonstrates it is able to be more secure than the conventional countermeasures of random time delays and insertion of dummy code. DA - 2016-10 DB - ResearchSpace DP - CSIR KW - Electromagnetic analysis KW - Side channel KW - Software countermeasure KW - Verify LK - https://researchspace.csir.co.za PY - 2016 SM - 978-1-5090-3814-5 T1 - A multi-threading approach to secure VERIFYPIN TI - A multi-threading approach to secure VERIFYPIN UR - http://hdl.handle.net/10204/9117 ER - en_ZA


Files in this item

This item appears in the following Collection(s)

Show simple item record